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Abstract — The motivation in creation of the Strongarm
process flow was to create a robust “enabling” process that
was easy to manufacture. Optimum process conditions have
been determined through extensive SUPREM simulation.
Electrical examination using ATLAS software allowed for
parameter extraction of the computer-generated devices.
Modeling the extracted parameters with standard device
physics equations allowed for a SPICE level-2 analysis that
could be verified through electrical testing of actual
fabricated devices. The technology was designed for a two
micron, twin-well process incorporating a 4Onm gate oxide
and an N+ poly gate. Source and drain implants are at 2E15
cm2, and a unique NMOS VT adjustment is used that occurs
during channel stop implant. The manufacturability of the
technology was observed through the successful fabrication
and verification of two initial lots in the Rochester Institute of
Technology (RIT) Semiconductor and Microsystems
Fabrication Laboratory (SMFL).
Index Terms—Strongarm Process, CMOS, Process
Development, Silvaco, Athena, Atlas, Terada-Muta, RITD.
I. INTRODUCTION
Modern CMOS processes are fine tuned to exact
process flows and specifications. Process simulation
software can help predict the outcome of a fabricated
integrated circuit technology, yet falls short if not validated
with actual fabrication and parameter verification. The
goal is to create a technology that works within a toolset’s
process capability and produces good results. Working
devices can be fabricated if a sound robust process is used
and care is taken to meet the process specifications.
The objective of this investigation was to develop a
new CMOS technology (referred to as the Strongarm
process) with a focus on ease of manufacturability and
ability to verif~’ the operating parameters of the
constructed devices. The process was designed for
robustness due to the varying conditions present in the
academic environment of the RIT SMFL. Due to the
expensive nature of processing integrated circuits,
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extensive simulation was done to not only improve process
latitude, but also provide a background into the inner
workings and process sensitivities inherent in the
technology.
II. MOTIVATION
RIT is in a position to offer a unique opportunity to
students of not only Microelectronic Engineering, but also
across disciplines, including Electrical and Computer
Engineering. A strong and stable integrated circuit
manufacturing process will support collaboration between
departments, in which the Microelectronic Engineering
department can fabricate designed circuits and provide
SPICE models for circuit designers.
At the forefront of this initiative is the manufacturing
process and its abilities. A worthwhile process has a great
need for robustness. The academic environment present at
RIT focuses on education and learning, and cannot operate
with the strict tolerances that industry manufacturing
environments adhere to. As such the processes run in the
SMFL need to be tolerant of tool variances and processing
fluctuations.
At the same time, ease of manufacturability needs to be
attended to. With the premise that many students would be
manufacturing using the Strongarm process it had to be
easy to fabricate working devices using it. Unorthodox
processing techniques and complicated steps would surely
lead to failures.
Once well established, the Strongarm process is
intended to act as an “enabling” technology. The desire is
to have advanced devices integrated alongside CMOS
circuits. Quantum devices such as tunneling diodes, micro-
electrical mechanical systems (MEMS) and bipolar
technology can be constructed together with a CMOS
technology that will hold up to various processing
conditions.
Ill. DEVELOPMENT
RIT currently has multiple process flows, including a
twin-well submicron CMOS process [1]. The current
process is fabricated in EMCR65O Factory class and
suffers from a non-ideal manufacturing environment.
Multiple students over multiple lab sessions process lots a
process step at a time. Understandably students mis-
process wafers, not only being unfamiliar with the
manufacturing equipment, but also by not being able to
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know the exact conditions and results from previous steps.
Not only does care need to be taken to meet the process
specifications, but a robust process must be used to create
working devices. While the current factory class is an
excellent learning opportunity, it is not an ideal
environment to fabricate devices for the initiative that is
proposed.
The Strongarm process is a variation on past and
present CMOS processes at RIT, including methods from
RIT n-well, p-well and twin-well processes and other
process flows [2]. It began as a class development project
for EMCR6O4/704 Semiconductor Process and Device
Modeling [3], and as such it has seen extensive process
simulation and device modeling.
A. Process Flow
The Strongarm process is defined as follows:
• Scribe. 4pt Probe, RCA Clean
• Pad-Ox I - 20mm ramp to 1000°C in DryO2,
22mm DryO, w/TLC, 5mm DryO, soak, 20mm
N2 Purge, 30mm ramp down in N2
• Nitride I is flexible with thickness
• Lithography Level I is N-well
• N-well implant uses Pad-Ox 1 as screen
N-Well - P31 7.4E12 W 9OKeV
400m Pad
0x2.de
10 Ohm P-Type Subatrate
Figure 1: Representative Cross-section through N-Well
Implant
• Resist Strip, RCA Clean
• Locosl - 10mm Ramp to 950°C in DryO2,
120mm soak WetO,, 20mm N2 Purge, 30mm
Ramp Down in N2
• Oxynitride strip - 30sec in BOE
• Nitride strip in hot Phosphoric Acid
• P-well implant through PadOxl
P-Well - 511 7E12 ~? 5OKeV
——,u,~,
500mm Steam
Well Drive - 4shrs (6
400mm Well Oxide
Figure 3: Representative Cross-section through Well
Drive - In
• Oxide Etch — I 0mm in BOE
• Pad-0x2 - Same recipe as Pad-Oxi
• Nitride2 is critical layer - Thin to allow Channel
Stop implant to pass into Nfet active region
• Lithography Level2 is Active Mask
• Resist Strip, Lithography Level3 is Channel Stop
(Reverse N-well mask>
• Channel stop implant acts as Nfet VT adjust
Char.nel Stop/Nfet V~ adjust -
511 SE12 ~& 200KeV
Oxide
I
Figure 4: Representative Cross-section through
Channel Stop Implant
• Resist Strip, RCA Clean
• Locos2 - 15mm ramp to 950°C in DryO2, 300mm
soak in WetO2, 5mm DryO2 purge, 20mm N2 purge,
20mm ramp down in N2
• Nitride Strip in [lot Phosphoric, I mm Oxide etch
in BOE
• Kooi Oxide - 10 mm ramp to 900°C in DryO2,
45mm soak in WetO,, 20mm N2 Purge, 20mm
ramp down in N2
• Lithography LeveI4 is Pfet VT adjust
Pfel V~ ad~sst - 811 2012 6
Figure 5: Representative Cross-section through PFET
Vr adjust
Figure 2: Representative Cross-section through P-Well
Implant
• Well Drive - 20mm ramp to 1100°C N2, 60mm
stabilization in N2, 360mm (6hr) DryO2 Purge,
2280mm (38hr) Soak in N2, 30mm Ramp in N2
• Temperature stays below 1100°C to allow 6in
processing
• Resist Strip, Kooi Oxide etch — I .5mm BOE,RCA
Clean
• Gate Oxide Growth - Same as PadOx I & 2
• Poly gates are doped with N250 spin on glass - 20
mm ramp to 1000°C in N2, 15mm soak N7, 30mm
ramp down in N2
• Etch SOG
• Lithography Level5 is Poly gate definition
2
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Figure 6: Representative Cross-section through
Polysilicon Etch
• Resist strip
• Lithography Level6 is N+ Source/Drain
• N+ S/D Implant, Resist Strip
• Lithography Level7 is P± Source/Drain
• P+ SID Implant, Resist Strip, RCA Clean
• Polysilicon is processed through a re-oxidation
and densification - 10mm ramp to 850°C, 15mm
soak in WetO2, 5mm DryO2 purge, 10mm ramp
down
Pa aID implant _____________________________
-Bil 2E15 ~
5OKeV
Figure ‘7: Representative Cross-section through
Polysilicon Re-Oxidation
• Deposit LTO
• S/D Anneal I 0mm ramp to 1000°C in DryO-,,
20mm soak in N2, 10mm WetO, soak, 10mm
ramp down in N2
• Lithography Level8 is Contact Cut
• RIE Oxide Etch, w/ follow-up BOE dip
• Resist Strip, RCA Clean
• Aluminum Sputter
• Lithography Level9 is Metall
• Aluminum Etch, Resist Strip
• Sinter - 20 mm. 425°C in T-l2/N2
300nm 5Dm’,-
~ -~‘ -~‘t’•~.~
— —
Sb anneal - 20mm • _____________________________
Figure 8: Representative Cross-section through
finished process
B. Process Simulation
Silvaco simulation tools were employed to accurately
predict the outcome of devices fabricated with the
Strongarm process. Full process tolerances were explored,
with effects ranging from changes in film thickness,
NFET PFET
Channel Type surface buried
l-DVT +l.OV -l.OV
Gate Oxide 4Onm 4Onm
Junction Depth 0.S0jim 0.75l.tm
Surface Conc. NA=3El6cm3 ND=4El6cm’3
w/o adjust
Silvaco’s Athena was used to finalize the process steps
to meet the target specifications. Table I shows the
physical specifications for the CMOS devices, to which
SPICE Level-2 parameters were extracted through
numerical methods. Fig 9a and fig 9b show screen captures
of the simulated NFET and PFET. The devices were
simulated to a 2~.mm metallurgical length. Fig 10 shows a
family of curves for both an NFET and PFET with mask-
defined channel length of 21.lm.
S
0
E
NFET Athena Smulation PFET Athena Simulation
..-J
(a) micron
4.505-05 1.405-04
4.OOE-05 ‘—~._,,,, 1.20E-04
~:: N / 1.00B04
~ 2.50E-05 \ / ,- 8.505-05 ~
8 2.005-05 ~“~-~\ /7’ 6.005-05 8
~ 1.50E-05 \\ //___~__•_•_•~•~ 4505-05
° 1005-05
5.OOE06 - 2.50E-05
0.OOE+O0 I 0.005+00
.50 -3.0 -1.0 1.0 3,0 5.0
Drain Voltage IV)
• RIE Poly Etch
lOnm N* Polyxilicon
—
40n~~~ Gate Oxide
implant dose/energy, and thermal budget being
investigated.
Table I: NFET & PFET Parameters for Simulated
Devices
Figure 9: NFET (a) & PFET (b) simulated cross
sections
—
—
Figure 10: NFET & PFET Family of Curves — L10,-=2~tm
C. Parameter Extraction
.2
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SPICE Level-2 parameters were extracted using
standard device physics equations. The equations and the
method for parameter extraction are seen in great detail in
Reference [3]. The reader is encouraged to seek this
reference for a more detailed explanation. What follows in
Table 2 is a summary of the extracted parameters on a
simulated PFET.
Table 2: SPICE Level-2 Parameters for a Simulated
PFET
Parameter Value
VTO -l.025V
1/2Gamma 0.501V
~.t0 31 8cm2/v-sec
Theta 0.016V’
t~L 0.0611m
R50 2.5KQ-jim
VMAX 1 E6cm!sec
Lambda 0.075 V1
S-Swing I OOmV/dec
Following the completion of SPICE parameter
extraction a model was created and compared to simulated
Athena results. Fig 11 shows an overlay for a PFET of
Athena family of curves with extracted SPICE Level-2
models. The fit is good, yet shows the limitation of SPICE
Level-2 accuracy.
IV. FABRICATION
There is a definite need to verify any theoretical and/or
simulated device or process with real world results.
Following the work put into simulating and extracting
parameters from the theoretical devices the Strongarm
process was used to fabricate two initial lots of CMOS
wafers.
Figure 11: Overlay of Simulated & SPICE Level-2 Model
Family of Curves for a PFET — Lmct=211m
A. Electrical Test on Strongarm CMOS Lot #1
SPICE Level-2 parameters were extracted from the
fabricated devices. Measurements were taken on an
HP4 145 Semiconductor Parameter Analyzer, networked
via GPIB to a PC using Metrics software.
The NFET threshold voltage hit the target of lv (see
fig 12), with good uniformity within-wafer, and wafer-to-
wafer. The PFET threshold voltage came in at -2.1V (refer
to fig 13), or about 1.IV below the expected -IV.
Interestingly enough, this includes four process splits that
adjusted the PFET VT adjust implant between 2El2cm2
and no implant, with all wafers showing similar threshold
voltages. The problem is still currently under investigation
Table 3 shows the results of the SPICE Level-2
extraction performed on the fabricated devices of mask
drawn length of 81.tm. It should be noted the ~oL term equal
to 2.451.tm. This effectively makes the 811m devices
5.55 jim long, and gives good reason as to why mask drawn
lengths of 2j.tm did not yield. In examining the cause of
this it is noted that the polysilicon RIE was over
aggressive, causing a large undercut.
The j.t~ factor for the NFET seems unusually low for
the electron mobility. What needs to be noted is that this
term is calculated with a W~ of 8j.tm which may actually
be smaller. Over etch of Nitride2 could result in a
decreased width, as well as the birds-beak affect from
LOCOS2.
2.006-05
1.806-05 OLim NFET TO
1,606-05
1406-05
~ 1.206-05
~ 1.0(10-OS
~ 8005.06
6.005-06
4.005-06
2.006-08
0.006+00 I
0.00 1.00 2.00 3.00 4.00 5.00 8.00
G~~V+1~r0)
Figure 12: NFET ID-VG Curve
-9.006-06
-8,005-06
~j 8)110 PFET ID-a -7.008-06 vs
0)
04 -6,005-06
~ -5.005-06 /Ea -4.005-06-~-1 -3 OOE-06(01-, -2006-06a
-1 006-06
0.00 -2.00 -4.00 -6,00 -8.00 -10.00 -12.00
0 006.00
Gate Voltage
F
igure 13: PFET ID-VG Curve
Table 3: SPICE Parameters from Measured NFET &
PFET
ATLAS Simulation / Spice Level-2 overlay
498.0
46.5
300-0
30-0
2.05-0
26-5
155-5
IE-5
56-6
Voltage (V)
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Parameter NFET Value PFET Value
VTO l.OV -2.1V
Gamma l.13V°’ 0.455V°’
ji~ 430cm2/v-sec 245cm21v-sec
Theta 0.066V~ 0.068V~’
EsL 2.45~.tm 2.45iirn
RSD 600≤2-l.tm I 00C2-j.tm
S-Swing l25mV/dec I4OmV/dec
testing the repeatability of the Strongarm process, hut it
was also an excellent opportunity to assess the ability to
integrate a second technology with Strongarm fabricated
CMOS. Fig 16 shows a representative cross-section of the
proposed devices. As seen in fig 17 there was a large
variety of CMOS and RITD structures on the die.
Upon completion of the lot, electrical test was
conducted in the same way as the first lot. Threshold
voltages for the NFET and PFET proved to be the same as
the initial lot, showing the Strongarm process is repeatable,
including the PFET V1 issue.
N,~os PMOS ~RiTO2~
~F~dO~
P~W~ — N-W 7
—
I I
I I I
~ /
Figure 16: Representative Cross-section of RITD
integrated with Strongarm CMOS
B. Strongarm CMOS Lot #2
As the first CMOS lot using the Strongarm process
came to completion a second lot was started. This second
lot was to be used to test the integration of CMOS
transistors with Resonant Interband Tunneling Diodes
(RITD) [4]. Not only was this a logical progression for
Figure 17: Mask Layout for CMOS — RITD Integration
Project
TSIAM~
Coils
Figure 15: Photograph of a Ring Oscillator Structure
CBKK
VanderPauw j
SeseIuUsnaAII~mentVern1ers
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1.4E-03 4.50-03
4,00-032p.m Q.IOS
120-03 Family of 3.50-03
Curves1 .OE-03g
2.50-03~ 8.OE-04
~ 6.OE-04 3.00-03 ~2.00.03
1.50-03
4.OE-04
1.00.03
2.00-04 5.00-04
0.OE+000.00-tOO
.5.0 -4.0 -3.0 -2.0 -1.0 0.0 1.0 2.0 3.0 4.0 5.0
Gate Voltage (V)
Figure 18: NFET and PFET Family of Curves — L=2p.m
4.50E+OO
4.005+00
3.505+00
— 3.005+00
~ 2.500+00
> 2.005+00
1.505+00
1.OOE+00
5.000-01
0.OOE+00 1.005*00 2.000+00 3.OOE+00 4.005+00 5.000*00
yin IV)
Figure 19: VTC for a CMOS Inverter— L=21.tm
Further electrical test into the CMOS structures on the
second lot proved a good family of curves for 2pm NFET
and PFET devices. This was encouraging, and attributed to
the fact that a different polysilicon etch was done, using a
different reactive ion etcher. Fig 18 shows the NFET and
PFET family of curves, while Fig 19 shows a voltage
transfer characteristic for a CMOS inverter, with drawn
gate lengths of 2p.m.
V. CONCLUSIONS
Strongarm has proven to be a very robust and well
characterized manufacturing process. Extensive simulation
and characterization created an excellent understanding of
the process and allowed a good prediction of how devices
would operate once fabricated. As the cost of
manufacturing IC’s increases, the ability to accurately
predict the results prior to committing to silicon becomes
critical. Accurate SPICE modeling from simulation can
help to speed up the design process for circuit designers,
enabling faster turnarounds.
As shown during this investigation, a robust and
repeatable process has been designed. This opens the door
for further development in the realm of integration with
additional devices, as seen with the RITD’s [5].
Additionally, the repeatable nature allows the ability for
RIT to design circuits that utilize the Strongarm process,
and view good working results.
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